

FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10A




FIG. 10B




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19A




FIG. 19B




FIG. 19C




FIG. 20




FIG. 21A




FIG. 21B




FIG. 21C




FIG. 22A




FIG. 22B




FIG. 23A




FIG. 23B




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31A




FIG. 31B

Output from adder section 891
when position ① is scanned




FIG. 31C

Output from operation section 872
when position ① is scanned




FIG. 31D

Output from adder section 891
when position ② is scanned




FIG. 31E

Output from operation section 872
when position ② is scanned





FIG.32



The diagram illustrates a differential amplifier circuit 700, which is a variation of the circuit 600. It features two input stages, 70A and 70B, each containing a differential pair of transistors (158A, 158B and 159A, 159B) and a common-mode feedback circuit (700A and 700B). The output of stage 70A is connected to a summing junction (853) and a feedback path (854) that includes an inverting amplifier (874). The output of stage 70B is connected to a summing junction (851) and a feedback path (852) that includes an inverting amplifier (871). The summing junctions (853 and 851) are connected to the non-inverting inputs of the inverting amplifiers (874 and 871). The feedback paths (854 and 852) are connected to the inverting inputs of the inverting amplifiers (874 and 871). The circuit also includes a control block (802) with three outputs (Sa1, Sa2, Sa3) that are connected to the non-inverting inputs of the inverting amplifiers (874 and 871) and the summing junctions (853 and 851). The control block (802) is connected to a reference voltage (TRG) and a feedback path (801) that includes a summing junction (821) and a feedback path (822) that includes an inverting amplifier (872).




FIG. 34




FIG. 35




FIG. 36




FIG. 37




FIG. 38




FIG. 39




FIG. 40




FIG. 41




FIG. 42




FIG. 43A




FIG. 43B




FIG. 43C




FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48




FIG. 49




FIG. 50




FIG. 51




FIG. 52A




FIG. 52B




FIG. 53




FIG. 54




FIG. 55




FIG. 56A




FIG. 56B




FIG. 57A




FIG. 57B




FIG. 58




FIG. 59

